

CLAIMS

What is claimed is:

1 1. A process of forming an optical subassembly in an integrated circuit, the
2 process comprising:
3 defining electrically conducting lines and bonding pads in a metallization layer on
4 a substrate;
5 depositing a passivation layer over said metallization layer;
6 etching said passivation layer to remove said passivation layer from each of said
7 bonding pads and a portion of said metallization layer associated with each of said
8 bonding pads;
9 diffusing Cr from said lines proximate said bonding pads to prevent solder
10 wetting down lines;
11 bonding an optical device to one of said bonding pads; and
12 attaching said substrate to a carrier utilizing solder bond attachment.

1 2. The process according to claim 1 further comprising:
2 obtaining a carrier having a cavity on a first side of said carrier, said cavity
3 configured to provide clearance for said optical device depending from said substrate;
4 and
5 attaching a mini ball grid array (mini-BGA) on said first side.

1 3. The process according to claim 2 further comprising attaching a ball grid array
2 (BGA) on a second side of said carrier for subsequent mounting of said optical
3 subassembly.

1 8. The process according to claim 7, wherein the first Cr layer thickness is about
2 200 to about 800 Å (angstroms), the Cu layer thickness is about 3 to about 5 μM
3 (microns), the Ni layer thickness is about 2 to about 4 μM (microns), the Au layer
4 thickness is about 0.4 to about 0.7 μM (microns), and the second Cr layer thickness is
5 about 500 to about 1000 Å (angstroms).

1 9. The process according to claim 7, wherein said portion of metallization layer
2 removed is said second Cr layer.

1 10. The process according to claim 1, wherein said passivation layer comprises a
2 material selected from the group consisting of a SiO₂, Si₃Ni₄, polyimide dielectrics and
3 mixtures thereof.

1 11. The process according to claim 1, wherein said passivation layer has a
2 thickness of about 2000 to about 3000 Å (angstroms) when SiO₂ or Si₃Ni₄ is utilized.

1 12. The process according to claim 1, wherein said passivation layer has a
2 thickness of about 2 to about 4 μM (microns) when polyimide is utilized.

1 13. The process according to claim 2, wherein said mini ball grid array (mini-
2 BGA) on either side of said cavity includes solder balls having a melting point of about
3 240°C .

1 24. The subassembly according to claim 22, wherein said solder balls have a
2 Sn/Sb composition, said Sb composition being about 5 to about 10 percent.

1 25. The subassembly according to claim 19, wherein said optical device is
2 mounted to said SiOB having an area array of flip-chip pads with solder bumps.

1 26. The subassembly according to claim 19, wherein said metallization layer
2 comprises:

3 a first Cr layer deposited;
4 a Cu layer;
5 a Ni layer;
6 a Au layer; and
7 a second Cr layer.

1 27. The subassembly according to claim 19, wherein said mini-BGA, said
2 optical device, and any SMT device depend from said Au layer.